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ABSTRACT 
 
Serial input/output (I/O) data rates are increasing in order to support the explosion in 
network traffic driven by big data applications such as the Internet of Things (IoT), cloud 
computing and etc. As the high-speed data symbol times shrink, this results in an increased 
amount of inter-symbol interference (ISI) for transmission over both severe low-pass 
electrical channels and dispersive optical channels. This necessitates increased equalization 
complexity and consideration of advanced modulation schemes, such as four-level pulse-
amplitude modulation (PAM-4). Serial links which utilize an analog-to-digital converter 
(ADC) receiver front-end offer a potential solution, as they enable more powerful and 
flexible digital signal processing (DSP) for equalization and symbol detection and can 
easily support advanced modulation schemes. Moreover, the DSP back-end provides 
robustness to process, voltage, and temperature (PVT) variations, benefits from improved 
area and power with CMOS technology scaling and offers easy design transfer between 
different technology nodes and thus improved time-to-market. However, ADC-based 
receivers generally consume higher power relative to their mixed-signal counterparts 
because of the significant power consumed by conventional multi-GS/s ADC 
implementations. This motivates exploration of energy-efficient ADC designs with 
moderate resolution and very high sampling rates to support data rates at or above 50Gb/s.  
This dissertation presents two power-efficient designs of ≥25GS/s time-interleaved 
ADCs for ADC-based wireline receivers. The first prototype includes the implementation 
of a 6b 25GS/s time-interleaved multi-bit search ADC in 65nm CMOS with a soft-decision 
selection algorithm that provides redundancy for relaxed track-and-hold (T/H) settling and 
improved metastability tolerance, achieving a figure-of-merit (FoM) of 143fJ/conversion-
step and 1.76pJ/bit for a PAM-4 receiver design. The second prototype features the design 
 iii 
 
of a 52Gb/s PAM-4 ADC-based receiver in 65nm CMOS, where the front-end consists of 
a 4-stage continuous-time linear equalizer (CTLE)/variable gain amplifier (VGA) and a 6b 
26GS/s time-interleaved SAR ADC with a comparator-assisted 2b/stage structure for 
reduced digital-to-analog converter (DAC) complexity and a 3-tap embedded feed-forward 
equalizer (FFE) for relaxed ADC resolution requirement. The receiver front-end achieves 
an efficiency of 4.53bJ/bit, while compensating for up to 31dB loss with DSP and no 
transmitter (TX) equalization.  
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1. INTRODUCTION  
 
Serial I/O data rates are increasing in order to support the explosion in network traffic 
driven by big data applications such as the Internet of Things (IoT), cloud computing and 
etc. Serial link applications such as OC-768 (~40Gb/s) for wide area networks (WAN), 
PCIe 5.0 (32Gb/s) and 400Gb Ethernet (56Gb/s) for local area networks (LAN) and USB 
3.2 & Thunderbolt 2 (20Gb/s) for storage [1] demand an aggressive I/O bandwidth per I/O 
pad/pin due to the fast-growing aggregate I/O bandwidth versus the relatively slow 
increases in I/O density [2]. As the high-speed data symbol times shrink, this results in an 
increased amount of ISI for transmission over both severe low-pass electrical channels and 
dispersive optical channels. This necessitates increased equalization complexity and 
consideration of advanced modulation schemes, such as PAM-4.  
Serial links which utilize an ADC receiver front-end (Fig. 1.1) offer a potential solution, 
as they enable more powerful and flexible DSP for equalization and symbol detection [3-
6] and can easily support advanced modulation schemes. Moreover, the DSP back-end 
provides robustness to PVT variations, benefits from improved area and power with CMOS 
technology scaling and offers easy design transfer between different technology nodes and 
thus improved time-to-market.  
However, ADC-based receivers generally consume higher power relative to their 
mixed-signal counterparts [3-6] because of the significant power consumed by 
conventional multi-GS/s ADC implementations. This motivates exploration of energy-
efficient ADC designs with moderate resolution and very high sampling rates to support 
data rates at or above 50Gb/s. Previous works, such as [7-9], introduces BER-optimal 
positioning of ADC thresholds and reconfiguration of ADC resolution based on channel 
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Figure 1.1: A high-speed electrical link transceiver with an ADC-DSP receiver. 
Figure 1.2: Performance of state-of-the-art ADCs with fs>5G/s. 
loss to enable power savings from front-end ADCs. However, flash ADC structures 
employed in these designs to implement variable thresholds with low overhead suffer from 
inferior power efficiency when compared against successive approximation (SAR) ADC 
structures, as shown in Fig. 1.2. Another technique [6] incorporates low-overhead 
embedded FFE in a time-interleaved SAR ADC to provide partial equalization before ADC 
quantization, therefore relaxing the requirement of ADC resolution and reduce ADC power 
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consumption. Nevertheless, previous embedded FFE design induces extra routing at the 
T/H output and suffers from limited pre/post tap coefficient coverage when the FFE DAC 
is shared with SAR reference DAC. In addition, embedded FFE reduces DC gain in the 
signal path and therefore requires gain compensation from VGA before ADC and makes it 
challenging to maintain good T/H linearity. 
Meanwhile, although conventional specifications for a general-purpose ADC design 
including static performance such as integral non-linearity (INL) and differential non-
linearity (DNL) as well as dynamic performance such as signal-to-noise-distortion ratio 
(SNDR) and signal-to-spur-distortion ratio (SFDR) are useful for circuit designers during 
the design process, they do not translate to the receiver performance specifications, i.e. bit-
error rate (BER), in a straight-forward manner. In fact, ADC performance impairments 
such as noise, jitter, mismatch and non-linearity can affect receiver performance (BER) in 
significantly different ways from ADC SNDR or effective number of bits (ENOB). 
Therefore, a system model capable of capturing the impact of ADC non-ideality on receiver 
BER performance is crucial to prevent over-design or under-design of the front-end ADCs. 
In order to address the challenges in ADC-based receiver designs mentioned so far, this 
dissertation is categorized as follows:  
Chapter 2 introduces structures and design techniques of high-speed link receivers 
including modulation schemes (PAM-2 vs. PAM-4), receiver architectures (mixed-signal 
vs. ADC-based) and receiver equalization techniques (analog & digital equalizers). Design 
techniques and challenges of high-speed ADCs including time-interleaved structure, high-
bandwidth T/Hs and power-efficient unit ADC structures are explained. A statistical 
modeling framework is briefly introduced to evaluate the impact of ADC non-ideality 
including non-linearity, mismatch, noise, jitter and metastability on receiver performance 
and define the ADC design specifications for the prototypes in the rest of the dissertation. 
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Chapter 3 details a 6b 25GS/s 8-way time-interleaved ADC design with unit ADC 
employing an energy efficient multi-bit search structure. A soft-decision selection 
algorithm is introduced to provide redundancy in the ADC, which relaxes T/H bandwidth 
requirement for time-interleaved (TI) ADCs and improves metastability tolerance. 
Implementation details including TI-ADC architecture and critical circuit blocks as well as 
experimental results are covered.  
Chapter 4 presents a 52Gb/s PAM-4 ADC-based receiver design, which consists of a 
4-stage CTLE/VGA front-end, a 6b 26GS/s 32-way time-interleaved SAR ADC with a 
comparator-assisted 2b/stage loop-unrolled unit SAR structure and 3-tap embedded FFE 
with improved pre/post-tap coefficient coverage and a DSP equalizer with a 12-tap FFE 
and 2-tap partially unrolled DFE. Design details of the 52GS/s ADC is covered and 
measurement results of both ADC and receiver are shown to verify the effectiveness of the 
proposed ADC-based receiver architecture.  
Finally, Chapter 5 shows a comprehensive comparison of the two ADC and ADC-based 
receiver prototypes with other state-of-the-art designs and concludes the dissertation. In 
addition, some recommendations on potential future work for high-speed ADCs and ADC-
based receivers are discussed. 
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2. BACKGROUND*
This chapter gives a brief background introduction of high-speed wireline receivers, 
including modulation schemes, receiver architectures and receiver equalization techniques. 
Next, ADC-based receiver architecture is explained in details, focusing specifically on 
high-speed ADC structures and critical circuit blocks. A statistical modeling framework is 
briefly introduced and compared against conventional mean square error (MSE) based 
methodology for ADC characterization to show the effectiveness of statistical model to 
incorporate ADC non-ideality into the receiver model. 
2.1 High-Speed Link Receivers 
Contrary to wireless communication where additive Gaussian noise channel model is 
employed, wireline channels (Fig. 2.1) are usually band-limited due to frequency 
dependent loss such as skin effect and dielectric absorption. In a bandwidth constraint 
digital communication system, the performance of the transceivers is generally limited by 
inter-symbol interference (ISI) that comes from the lossy channel. While it is possible to 
control ISI by using various pulse shaping waveforms such as raised cosine pulse to reduce 
the amount of ISI at channel output, it results in complicated filter design at the transmitter 
side and can be especially power hungry at high data rates. For the simplicity of transmitter 
design, PAM is commonly used for signaling in high-speed wireline transceivers. While 
PAM-2, also known as non-return-to-zero (NRZ), is traditionally used in wireline 
transceivers, more bandwidth-efficient modulation schemes such as PAM-4 is gaining 
   * Part of this chapter is reprinted with permission from “CMOS ADC-based receivers for high-
speed electrical and optical links,” by S. Palermo, S. Hoyos, A. Shafik, E. Z. Tabasy, S. Cai, S. 
Kiran, and K. Lee, IEEE Communication Magazine, vol. 54, no. 10, pp. 168-175, Copyright 2016 
by IEEE 
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(a) 
 
(b) 
Figure 2.1: Wireline channels (a) backplane channel model in data center applications (b) 
S21 (frequency dependent loss) of FR4 channels with various length. [6] 
 
more interest as data rate increases. Regardless of modulation schemes, various 
equalization techniques are necessary both at the transmitter and receiver side to 
compensate for channel loss and ISI to enable reliable symbol detection at the receiver side. 
Different equalization techniques commonly employed at the receiver side are discussed 
7 
in this section. Meanwhile, as the data rate increases, the equalizers need to compensate 
for channel loss at a higher frequency, translating to a significantly power and complexity 
overhead for conventional receiver equalizer design, especially for PAM-4 receivers. This 
motivates the exploration of ADC-based receiver architecture, which enables more 
powerful and flexible DSP for equalization and symbol detection and can easily support 
advanced modulation schemes. 
2.1.1 Modulation Schemes for Wireline Application 
Transmission of signals over a band-limited channel (Fig. 2.2) for different types of 
digital modulation schemes can be generalized as: 
   n
n
x t I g t nT


  (2.1)   
where x(t) is the transmitter output, In is the discrete sequence of data symbols and g(t) is 
the pulse shaping waveform. Assuming a PAM modulation scheme: 
 
1, 0
0,
 
 
t T
g t
otherwise
 
 

(2.2)   
where g(t) are simply square pulses. 
At the channel output, the received signal can be expressed as: 
    ( )n
n
y t I h t nT z t


   (2.3)   
where 
     h t g c t d  


  (2.4)   
c(t) is the channel impulse response and z(t) is the additive white Gaussian noise (AWGN). 
After sampling, the received signal can be expressed in discrete time: 
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Figure 2.2: Equivalent model of a wireline transceiver. 
 
h[0]
h[1]
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Figure 2.3: Example of a sampled pulse response. 
 
     , 0,1,... n
n
y n I h k n z k k


                               (2.5)    
where h[n] is sampled channel pulse response. 
Sampled pulse response can be especially useful for link budgeting, and an example of 
sampled pulse response with symbol I0 of +1 is shown in Fig. 2.3. h[0] is the main cursor
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Figure 2.4: Time & frequency domain representation of NRZ and PAM-4 modulation. [10] 
 
defined by the optimal sampling point from clock data recovery (CDR). The rest of the 
pre/post cursors (h[-1], h[1], h[2] and etc.) are the ISI terms that degrades the noise margin 
available for symbol detection: 
     0 00
0
, 0,1,... nn
nMain AWGNn
ISI
y n I h I h k n z k k




                      (2.6)    
NRZ (PAM-2) offers the simplest modulation by assigning k-th symbol to two binary 
values: 
 , 1, 1k NRZI                                                     (2.7) 
whereas PAM-4 modulation follows: 
 , 4 1, 1 3, 1 3, 1k PAMI                                           (2.8) 
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It is easy to observe that the Euclidean distance between two adjacent symbols is 
decreased from 2 for NRZ to 2/3 for PAM-4, whereas the AWGN term z[k] in Eq. 2.6 does 
not scale accordingly. This results in a 9.54dB SNR degradation for PAM-4 modulation. 
On the other hand, PAM-4 modulation transmits two bits per symbol and is more 
bandwidth efficient compared with NRZ, i.e. the Nyquist frequency of PAM-4 is half of 
that of NRZ with the same data rate (Fig 2.4). This means that for a given data rate over a 
band-limited channel, a PAM-4 system sees less loss than a NRZ system. Therefore, a 
general rule of thumb is that PAM-4 could be superior compared with NRZ for a channel 
with a loss gradient larger than 9.54dB/Octave. Consider the example channels in Fig. 
2.1(b), for a 10Gb/s link design, channels that are longer than 25” could potentially benefit 
from employing PAM-4 instead of NRZ modulation. 
However, PAM-4 system presents its own challenges in design. Compared with design 
of a NRZ receiver, a PAM-4 receiver requires 3x comparators for 2-bit decision. Also, 
CDR design can be challenging because of multiple zero crossings in a PAM-4 system. 
These design challenges will be explained in more details in the sections to follow. 
2.1.2 Receiver Equalization Techniques 
As introduced in Section 2.1.1, ISI is the main impairment in a wireline communication 
system to reliable symbol detection at receiver. For wireline transceivers, signal power is 
usually assumed to dominate when compared with noise power. Minimum mean-square-
error (MMSE-based) linear equalizers are commonly employed to address ISI while taking 
noise into consideration. In addition, non-linear equalizers such as digital feedback 
equalizers (DFE) are powerful but expensive tools to cancel post tap ISI without amplifying 
noise. 
Transmit equalization is usually implemented as an FIR filter with low complexity. 
This FIR filter attempts to invert the channel loss by creating a high-pass filter response. 
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Figure 2.5: Schematic of (a) passive CTLE and (b) active CTLE. 
 
While this FIR equalization could also be implemented at the receiver, the main advantage 
of implementing it at the transmitter is its ease of implementation in digital domain.  
 
12 
However, due to the peak power constraints, transmitter FIR introduces DC loss, which 
degrades the SNR at receiver input. Also, back channels are required to adapt transmitter 
FIR filter coefficient. 
At the receiver side, linear equalizer implementations include continuous time linear 
equalizer (CTLE) and discrete-time finite impulse response (FIR) filter. CTLE provides 
effective precursor and postcursor cancellation, and can be implemented both passively 
and actively. Passive CTLE (Fig. 2.5(a)) is generally more linear, but provides no gain at 
Nyquist frequency, whereas active CTLE (Fig. 2.5(b)) offers can with RC degeneration at 
Nyquist frequency. However, active CTLE can be pretty power hungry when the amount 
of peaking obtainable is limited by the gain-bandwidth of the CML amplifier. Bandwidth 
extension techniques such as shunt peaking or series peaking can be employed to relax the 
bandwidth limitation, but requires inductors that result in large area overhead. 
Discrete time FIR filter can be implemented in either analog domain or in digital 
domain for ADC-based receivers. Receiver FIR filter can cancel precursor ISI and its tap 
coefficient can be adaptively tuned without any back-channel required by transmitter FIR 
filter. While it can be hard to implement accurate tap delay in analog domain [11], discrete 
time FIR can be easily embedded in the time-interleaved SAR ADC structure [6] by 
sampling the weighted subsequent samples at time multiplexed T/H outputs on SAR DACs. 
However, the DC loss introduced by embedded FFE can constraint the linearity of front-
end circuits (CTLE and VGA) for them to amplify the input and match its output swing to 
ADC full scale range (FSR). When implemented in digital domain, FIR filter consists of 
shift registers, multipliers and adders can be implemented efficiently and conveniently 
programmed to address different channel losses. 
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Figure 2.6: Block diagram of an NRZ DFE with (a) direct feedback and (b) loop-unrolling. 
 
While receiver side linear equalizers amplifier high frequency noise and crosstalk, the 
SNR at the equalizer output remain unchanged without considering the noise generated by 
the equalizer itself. The output referred noise induced by these equalizes needs to be well 
controlled by design so that the SNR at equalizer output is not degraded significantly. 
DFE is the other commonly employed equalizer at the receiver side. A DFE directly 
subtracts postcursor ISI from the incoming signal by feeding back the resolved digital data 
using a slicer to control the polarity of the equalization taps. Unlike linear equalizers, a 
14 
DFE does not amplify the input signal noise or crosstalk since it uses the quantized bit 
information. Since DFE cannot handle precursors, it is usually implemented together with 
linear equalizers and its coefficient co-optimized [12]. The challenge of designing a DFE 
is to close the critical 1-UI timing loop for the first postcursor. Block diagram of a 
conventional NRZ DFE is shown in Fig. 2.6. Fig. 2.6(a) shows a DFE design with direct 
feedback, where the critical 1-UI path can be expressed as: 
1clk Q sum setupt t t UI    (2.9) 
where tclk-Q is the clock to Q delay of the latch, tsum is the summer settling delay at the latch 
input node and tsetup is the setup time for the latch to make decisions correctly. This timing 
constraint can be hard to meet with increasing baud rate, i.e. 31.25ps for a 32GBd system. 
One way to relax this critical timing loop is to unroll the feedback loop as shown in Fig. 
2.6(b). In this case, the subtractions of the postcursor taps are pre-calculated and selected 
based on the decision from the previous symbol. The 1-UI timing constraint of a loop-
unrolled DFE can be then given as: 
1clk Q muxt t UI   (2.10) 
where tmux is the delay from MUX selection to MUX output. When comparing with Eq. 2.9, 
it can be observed that tsum is excluded from the feedback timing loop because of the pre-
computation carried out ahead. tsum is generally larger than tmux considering that the latch 
input node is usually heavily loaded by DFE summers, and the signal at latch input needs 
to settle with a given resolution to meet the voltage margin requirement, whereas tmux can 
be optimized to around 1~2 FO4 delay. 
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Figure 2.7: Block diagram of a 1-tap PAM-4 DFE with loop-unrolling. 
While loop-unrolled DFE structure relaxes the critical timing, it requires two summers 
and two latches for a 1-tap DFE in a NRZ receiver, which is double of the design of a 
conventional DFE with direct feedback. The hardware overhead increases significantly if 
a similar loop-unrolled DFE is implemented for a PAM-4 receiver, as shown in Fig. 2.7. 
The overhead grows to 12 summers and 12 comparators, which is similar to a 4-bit flash 
ADC considering the comparator count. 
16 
Figure. 2.8: IEEE 400Gb Ethernet taskforce for 802.3bs. 
2.1.3 Receiver Architectures 
As discussed in the previous sections, PAM-4 modulation reduces the baud rate by half 
compared against NRZ modulation with a give bit rate, potentially resulting in more 
efficient receiver design with relaxed ISI even with a 9.54dB SNR degradation. In fact, 
PAM-4 modulation has been selected as the standard modulation format in IEEE 400Gb 
Ethernet (IEEE 802.3bs) as shown in Fig. 2.8. One application of particular interest for this 
dissertation is the 50~200G-KR4 standard, which finds its application in data centers where 
the communication channels consist of backplanes with daughter cards previously shown 
in Fig. 2.1(a). The backplane channels consist of circuit board traces on both mother board 
and daughter boards as well as 3 connectors, which result in a loss of 30dB at ~13GHz 
Nyquist frequency with a baud rate of 26.5625GBd. The BER target for the link is around 
10-5 with forward error correction coding (FEC) assumed. 
Two main receiver architectures being considered for KR4 400GbE standard are 
mixed-signal receivers and ADC-based receivers as shown in Fig. 2.9.  
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Figure. 2.9: Block diagram of PAM-4 receivers (a) mixed-signal receiver architecture (b) 
ADC-based receiver architecture. 
 
Mixed-signal receivers employ analog domain equalizers such as CTLE, DFE with FIR 
feedback for first post tap cancellation or infinite impulse response (IIR) feedback for long- 
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Figure. 2.10: Performance summary of state-of-the-art PAM-4 receivers (a) channel loss 
vs. baud rate (b) power efficiency vs. baud rate. 
 
tail cancellation. Edge samplers are usually required in oversampling CDR to provide 
phase information. 
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ADC-based receivers employ partial analog domain pre-equalizations such as CTLE 
and discrete-time FIR equalizer to relax the dynamic range requirement for ADC. The 
front-end ADC operates at baud rate with a resolution commonly ranging from 6 to 8-bits. 
The DSP equalizer that follows ADC provides digital domain FFE and DFE for further ISI 
cancellation and symbol detection. Baud rate CDRs such as Mueller-Muller CDR are 
usually employed to take advantage of the amplitude information provided by the ADC at 
the sampling point. 
Fig. 2.10 shows performance comparison the stat-of-the art PAM-4 receiver designs. It 
can be observed that ADC-based receivers are generally employed for backplane 
applications with channel loss beyond 30dB, whereas mixed-signal receivers can hardly 
compensate for 25dB channel loss. However, mixed-signal receivers are more power 
efficient compared with ADC-based receivers as shown in Fig. 2.10(b), where the power 
efficiency numbers for ADC-based receivers that falls close to mixed-signal receivers do 
not include DSP power. In other words, the front-end ADC power alone is comparable or 
even larger than the power of the entire mixed-signal receiver. This motivates the 
exploration of power efficient high-speed ADC design, which will be introduced in details 
in the following sections. 
2.2 High-Speed ADC 
In ADC-based receivers, baud rate high-speed ADC samples and quantizes channel 
output data stream partially equalized by analog pre-equalizers to enable digital domain 
equalization. This section presents challenges in design and implementation of power-
efficient high-speed ADC design for wireline ADC-based receivers, with a sample rate 
beyond 20GS/s.   
20 
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Figure. 2.11: Block diagram of an M-way TI-ADC and TI-error model. 
2.2.1 Time-Interleaved ADC Structure 
For ADC designs with sample rate beyond 20GS/s, time-interleaved structure is 
common employed to achieve good ADC power efficiency. Time-interleaved ADC uses 
time multiplexed operation, where multiple unit ADCs sample and convert the ADC input 
subsequently so that the unit ADCs can work at a relatively low sample rate while 
maintaining the target aggregate sampling rate. As shown in Fig. 2.11, this consists of M 
nominally identical sub-ADCs running in parallel that are sampling with M clock phases 
of frequency fs/M and time spacing of 1/ fs, which is the sample period. Parallelism allows 
for sub-ADCs running at a fraction of the aggregate sample rate and use of energy efficient 
sub-ADC designs. While time interleaving enables extremely high sample rate converters, 
conversion errors occur due to mismatches between the parallel sub-ADCs. These errors 
appear as spurious peaks in the ADC output spectrum and can significantly degrade SNDR. 
The magnitude and position of these tones depend on the type of the mismatch, which can 
be classified as either offset, gain, bandwidth, or timing skew errors. Calibration techniques, 
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Figure. 2.12: Impact of offset error on ADC output spectrum. 
 
both in the analog and digital domains, are employed to correct for these time interleaving 
errors and achieve acceptable performance. 
Offset errors occur due to device mismatches in the time-interleaved T/Hs, reference 
generation circuitry, and comparators. Fig. 2.12 shows the impact of offset error on ADC 
output spectrum for an 8-way TI-ADC model with a 1Vppd FSR and offset standard 
variation of 40mV. The offset error is most commonly corrected in the analog domain in 
the comparators. Analog-domain techniques include employing correction DACs, either 
current-mode [4-6] or capacitive [13-14], which adjust the offset at either the comparator’s 
input or an internal node or utilizing comparators with parallel input differential pairs 
 
fin
Signal
fs/8 2fs/8
3fs/8
Due to offset 
mismatch
fnoise=k*fs/M
M=channel, k=1,2,3...
Channels = 8
σoffset = 0.04
Amp. = 0.5
22 
Figure. 2.13: Impact of gain error on ADC output spectrum. 
which can be digitally-reconfigured [15-16] or driven by a programmable reference voltage 
[17-18]. This calibration can be performed in the foreground with the aid of input 
calibration DACs [4-6, 15] and/or in the background [5, 13, 15, 18]. Given that the 
necessary offset correction range is inversely proportional to the square-root of the 
comparator’s area, a large trade-off exists in flash ADCs. In order to address this, a 
foreground calibration approach which re-orders the comparator effective reference based 
on the distance from its inherent offset has been proposed to save significant comparator 
area [15]. Background offset calibration techniques for flash ADCs include utilizing either 
redundant time-interleaved sub-ADCs [16] or comparators [13] which rotate between the 
main input signal and a calibration input, while for asynchronous SAR ADCs the extra 
fin
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Figure. 2.14: Impact of bandwidth error on ADC output spectrum. 
time at the end of the conversion can be used to perform charge switching calibration [18]. 
In order to avoid the extra area and loading due to this analog offset correction circuitry, it 
is also possible to compensate for offset purely in the digital domain by estimating the 
average slicer error after digital equalization and then subtracting this value in the DSP 
[19]. This digital approach does trade-off some ADC dynamic range for potentially higher 
bandwidth. 
The device mismatches that cause offset errors can also result in time interleave gain 
errors. Fig. 2.13 shows the impact of gain errors on ADC output spectrum for an 8-way TI-
ADC model with a 1Vppd FSR and gain standard variation of 5%. In a flash ADC this can 
Due to BW error
fnoise=±fin +(k/M)fs M=channel, k=1,2,3...
Channels = 8
σ BW = 800 MHz
Amp. = 0.5
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Figure. 2.15: Impact of skew error on ADC output spectrum. 
be corrected in the analog domain via further adjustment of the comparator thresholds [15-
16] and through the use of a programmable-gain amplifier in each sub-ADC [4-5, 16]. An
effective background gain calibration technique is to digitally monitor the ADC peak 
output and adjust the PGA source degeneration to generate an input swing which matches 
the full scale range [4]. In a SAR ADC, analog gain correction can be realized by adjusting 
the capacitive DAC reference voltage [19] and by introduction additional programmable 
capacitors [12]. Further fine gain calibration can also be implemented in the DSP [19]. 
Bandwidth errors result from layout asymmetries and also the aforementioned device 
mismatches. Fig. 2.14 shows the impact of gain errors on ADC output spectrum for an 8-
way TI-ADC model with a 1Vppd FSR and gain standard variation of 800MHz. One 
Due to skew 
error fnoise=±fin +(k/M)fs
M=channel, k=1,2,3...
Channels = 8
σskew = 2 ps
Amp. = 0.5
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approach to mitigating bandwidth errors is to simply design the signal path with sufficiently 
high bandwidth such that any variations do not translate into appreciable differences in the 
pulse response. This has been achieved in flash ADC designs by employing shunt peaking 
in the PGAs [4, 15]. Bandwidth error compensation can be also performed in the digital 
domain by simply considering each sub-ADC as having its own unique channel. As the 
DSP is often designed in a parallel fashion with the digital slice number equal to or greater 
than the ADC time-interleave factor, it is possible to independently adapt the FFE and DFE 
tap coefficients in each slice to its unique pulse response to account for these bandwidth 
errors [19]. 
Finally, skew errors result from device mismatches and layout asymmetries in the 
multi-phase clock generation and distribution to the input track-and-holds. Fig. 2.15 shows 
the impact of gain errors on ADC output spectrum for an 8-way TI-ADC model with a 
1Vppd FSR and skew standard variation of 2ps.These are most often calibrated with per-
phase digitally-adjustable delay cells in the clock distribution buffers [6, 15, 17, 19] or 
phase interpolators with independent phase offset codes [4-5]. Similar to bandwidth errors, 
skew errors will cause each sub-ADC to generate a pulse response with a slightly different 
ISI characteristic. Thus, an efficient approach to detect skew errors is to monitor the 
differences in the converged tap coefficients of a per-slice adaptive equalizer [4]. The delay 
cell or phase interpolator control can be adjusted to minimize the coefficient differences 
and calibrate the skew to within the resolution of the correction circuitry. Independent 
equalizer tap control allows for further fine compensation of residual skew and bandwidth 
errors. 
2.2.2 Power-Efficient Unit-ADC Structures 
Fig. 1.2 shows Walden’s figure of merit (FoM) for Nyquist-rate ADCs published since 
2000 that operate at sample rates of 5GS/s and higher. Walden’s FoM is defined as: 
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Figure. 2.16: Block diagram of a flash ADC. 
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                                              (2.11) 
where fs is the sample rate and the effective number of bits (ENOB) is derived from the 
signal-to-noise-plus-distortion (SNDR) ratio with a sinusoidal input near the Nyquist 
frequency. This FoM captures the trade-offs in power consumption, speed, and resolution 
faced in high-speed ADC design, where a low FoM is desired which represents the lowest 
power for a given speed and resolution. In order to achieve sample rates higher than 5GS/s, 
time-interleaving of parallel identical sub-ADCs clocked with multiple phase-shifted 
 27 
 
sample clocks is employed. Two ADC architectures dominate at these high sample rates, 
the flash and successive approximation register (SAR) converters. 
Flash ADCs (Fig. 2.16) consist of a reference ladder and comparators at each reference 
level to enable simultaneous parallel conversion of an input signal sampled by a track-and-
hold (T/H). This results in a thermometer output code which is then converted to standard 
binary with an encoder. Flash ADCs can be very fast, as the full conversion only requires 
one clock cycle that is typically partitioned with half the clock cycle for comparator 
evaluation and the other half for the encoder logic and comparator resetting/precharging. 
Recent TI flash ADCs have achieved very high sample rates by employing common 
interleave factors of 4 or 8, with each interleaved sub-ADC running at sample rates of 
2GS/s and higher [3-5, 7, 13, 15]. However, given the large number of comparators 
activated for each conversion, 63 for a 6-bit converter, this results in high comparator and 
clocking power and large loading experienced by the input T/H. Thus, high-speed flash 
ADCs are generally only reasonable for resolutions of 6-bits or less. 
SAR ADCs (Fig. 2.17) perform a binary search conversion over multiple clock cycles, 
with the simplest architectures utilizing a single comparator. A comparison is made 
between the sampled input and the reference digital-to-analog converter (DAC) value 
during each clock cycle. This comparison is then used to update the reference DAC for the 
next conversion cycle. The process continues over N-cycles until the full N-bit conversion 
is completed. In order to achieve low-power operation, the reference DACs are 
implemented as charge redistribution capacitive DACs. Since this process takes multiple 
clock cycles, versus a single clock cycle for a flash ADC, SAR converters employ much 
larger time interleave factors to achieve high sample rates. For example, a recent 8-bit 
56GS/s converter utilized 320 time-interleaved ADCs operating at 175MS/s [20]. While 
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Figure. 2.17: Block diagram and critical timing path of a SAR ADC. 
effective, extremely high interleave factors can result in a large area design and high 
clocking power consumption. Thus, in order to improve SAR efficiency, techniques have 
been developed to improve the sub-ADC conversion speed. The critical timing path 
(minimum conversion period) of a SAR ADC can be expressed as: 
𝑡𝐶𝐿𝐾 ≥ ∑ (𝑡𝑐𝑜𝑚𝑝 + 𝑡log𝑖𝑐 + 𝑡𝐷𝐴𝐶)
𝑁
       (2.12) 
It can be observed from Eq. 2.12 that one major limitation in SAR ADC speed is 
performing the conversion over N clock cycles, which each must be long enough to handle 
a worst-case small input signal. As this small input occurs only once during the conversion 
process, dramatic speed-ups can be obtained with an asynchronous architecture which 
automatically senses when the comparator has evaluated and subsequently clocks the 
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comparator after a delay to accommodate DAC settling. This asynchronous approach has 
been utilized in recent time interleaved SAR ADCs operating at 10GS/s and higher [6, 17, 
18, 21]. Another straight forward way to reduce the conversion delay is to employ multi-
bit per stage conversion [22], which speeds up unit SAR ADC significantly. However, 
multi-bit per stage conversion usually requires multiple DAC to generate the corresponding 
references, which results in power and area overhead. Other issues which limit the SAR 
ADC speed are the comparator reset and DAC settling times. The comparator reset delay 
is eliminated in a design which employs two comparators which alternative between even 
and odd bit conversions, which was recently achieved 90GS/s [18]. DAC settling is relaxed 
in designs which utilize a sub-radix-2 DAC, which also provides over-range protection 
[17]. Finally, the binary search algorithm used in SAR ADCs is inherently prone to 
comparator metastability, which can cause large conversion errors at the ADC output and 
degrade BER performance in ADC-based receivers. Approaches to address this include 
SAR ADCs with metastability detectors which force a conversion after a given time and 
digital back-end metastability correction circuitry [21]. 
While flash and SAR ADCs dominate at sample rates of 10GS/s and higher, an 
interesting architecture which combines properties of these two is the binary search ADC 
as shown in Fig. 2.17. Binary search ADCs adopt a similar energy-efficient binary search 
conversion algorithm as SAR ADCs, but without any DAC settling time or SAR logic 
delay by letting an MSB comparator activate a second-stage comparator bank with 
thresholds pre-configured for MSB-1 conversion, and so on throughout a comparator tree. 
While this architecture requires the same number of comparators as a flash, only the 
necessary comparators are activated for a given conversion, which results in a good power 
efficiency with improved conversion rate compared with a SAR implementation. However, 
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Figure. 2.18: Block diagram of a binary search ADC. 
 
binary search ADC design shares some of the same challenges in SAR and flash ADC  
design, where the large comparator count results in high clocking power and large loading 
experienced by the input T/H, and the sequential operation leads to potential metastability 
errors. 
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3. 6-BIT 25GS/S TIME-INTERLEAVED MULTI-BIT SEARCH ADC WITH SOFT-
DECISION SEARCH ALGORITHM* 
Time-interleaving architectures with multiple unit ADCs working at a lower sampling 
rate are generally employed to achieve sampling rates larger than 10GS/s, with flash and 
SAR converters often utilized [16, 18, 21, 23]. Flash ADCs [16], [23] can operate at high 
sampling rates and a relatively small number of unit ADCs. However, the parallel 
conversion approach of a flash ADC results in high power consumption as the resolution 
approaches 6 bits due to the switching of all the comparators. Conversely, SAR ADCs offer 
excellent power efficiency with a minimal number of comparators performing a binary 
search conversion. Unfortunately, it is challenging to push the unit ADC sampling speed 
significantly beyond 1GS/s, resulting in a very high channel count to obtain an overall high 
aggregate sampling rate [18], [21].  
Binary search ADCs [24] adopt a similar energy-efficient binary search conversion 
algorithm as SAR ADCs, but without any DAC settling time or SAR logic delay. While 
this allows for a potentially higher conversion speed, the multi-stage operation can still 
limit the achievable sampling rate. This issue has been addressed in SAR ADCs which 
employ a multi-bit per stage binary search conversion [22]. However, as shown in Fig. 3.1, 
significant area and power overhead results due to the multiple DACs and comparators 
required to enable multi-bit conversion in a SAR ADC. Fortunately, this multi-bit per stage 
conversion algorithm can be directly applied to binary search ADCs with minimal 
hardware overhead to enable higher sampling rates at excellent power efficiency. 
    * Part of this chapter is reprinted with permission from “A 25GS/s 6b TI two-stage multi-bit 
search ADC with soft-decision selection algorithm in 65 nm CMOS,” by S. Cai, E. Z. Tabasy, A. 
Shafik, S. Kiran, S. Hoyos, and S. Palermo, IEEE J. Solid-State Circuits, vol. 52, no. 8, pp. 
2168-2179, Copyright 2017 by IEEE 
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Figure 3.1: (a) Conventional SAR ADC, (b) multi-bit/stage SAR ADC, (c) conventional 
binary search ADC, and (d) multi-bit/stage binary search ADC. 
However, key challenges exist in the efficient implementation of a multi-bit per stage 
binary search ADC. One issue is that the multi-stage operation is inherently prone to 
metastability errors which can dramatically degrade ADC signal-to-noise and distortion 
ratio (SNDR) [25] and system performance in serial I/O receivers [26]. Binary search 
ADCs also suffer from a similar exponential hardware complexity as flash ADCs, resulting 
in a large load capacitance for the track-and-hold (T/H). Although reference prediction 
techniques [27] can reduce comparator count, achieving the maximum benefit of this 
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approach involves the use of relatively-slow unit ADCs which employ multiple single-bit 
stages. 
This Chapter presents an 8-channel time-interleaved 25GS/s 6b ADC with 3.125GS/s 
unit ADCs employing a two-stage asynchronous binary search structure that consists of a 
2b first stage and a 4b second stage that addresses these issues [14]. In order to improve 
T/H bandwidth and ADC metastability, a novel soft-decision selection algorithm is 
proposed and analyzed in Section 3.1. Section 3.2 presents the ADC architecture and key 
circuit blocks, including a novel shared-input double-tail three latch structure utilized to 
reduce the comparator loading of the T/H circuit. Experimental results from a general 
purpose (GP) 65nm CMOS prototype are presented in Section 3.3. Finally, Section 3.4 
concludes this Chapter. 
3.1 Soft-Decision Selection Algorithm
A conventional asynchronous binary search algorithm works in a decision ripple 
fashion, where the search space at each stage other than the first stage depends on the 
decisions from the previous conversion stages. While an efficient search operation is 
achieved by each conversion stage generating hard decisions and having non-overlapping 
search spaces for the following stages, decision errors occurring at a certain stage other 
than the final stage result in an erroneous subsequent search space and produce conversion 
errors at the ADC output. A redundant binary search algorithm [28] tolerates these hard 
decision errors by overlapping the search space of the following stages such that the errors 
can be recovered from the redundancy introduced in the overlapped region. However, 
increasing the search space translates into more triggered comparators and results in 
degraded power efficiency. In addition, for a conventional asynchronous binary search 
algorithm, each conversion stage will not be triggered until the previous stage decisions 
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Figure 3.2: High-speed T/H structure and settling error. 
ripple to the current stage. Therefore, if a decision stage experiences metastability and takes 
an excessive amount of time to generate the ripple signal, the following stages will not 
have enough time for conversion and will also result in conversion errors at the ADC output. 
3.1.1 Track-and-Holds Settling Error
T/H settling errors are a major source of decision errors at the critical first conversion 
stage. As shown in Fig. 3.2, a conventional T/H circuit consists of a bootstrap switch 
followed by a buffer to drive the ADC. This buffer is implemented to isolate the ADC input 
loading from the sampling switch since the bandwidth of the front-end sampling switch 
should be larger than the ADC bandwidth to maintain a good dynamic range when the 
ADC input is close to the Nyquist frequency. Ideally, the buffer output VTH should track 
the sampling switch output VSW with minimal phase delay and generate a sampled input at 
the instant when the sampling switch is turned off. However, the large capacitive loading 
from the ADC and routing can result in a high-power design in order to preserve a high-
bandwidth buffer output node. When the sampling switch is turned off, the buffer output 
will settle to the voltage held at the switch output at a rate determined by the settling time 
constant. Reducing the buffer’s output bandwidth to save power results in the T/H output 
tracking the switch output with a phase and gain error, as shown by the black and blue VTH
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Figure 3.3: T/H settling scenario for a conventional binary search algorithm and the 
proposed soft-decision selection algorithm. 
curves of Fig. 3.2. In a conventional binary search ADC, during the hold phase the T/H 
output should settle within 0.5 LSB when the ADC starts conversion. A slower T/H settling 
time results in less time for ADC conversion and a lower conversion speed. 
In order to demonstrate the potential for conversion errors with incomplete T/H settling, 
Fig. 3.3 shows this scenario for a multi-bit per stage binary search ADC, with two and four 
bits converted in the first and second stages, respectively. For simplification, the lines 
represent the comparators with thresholds at the corresponding reference levels. In this 
example the T/H output (ADC input) is assumed to be slightly less than 1/2VREF when the 
first stage comparators are triggered. Because of the limited bandwidth at the T/H output 
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node, the T/H output has not fully settled and continues to settle to 4 LSB above the 1/2VREF 
level. For a conventional binary search algorithm shown on the left, the first stage middle 
comparator with reference at 1/2VREF has already made a hard decision ‘0’ to select the 
bank of 15 comparators (red lines) with references between 1/4VREF and 1/2VREF at the 
second stage. The triggered comparators do not cover the final settled T/H output and 
therefore an unrecoverable 4 LSB conversion error appears at the ADC output. 
A novel soft-decision selection binary search algorithm is proposed that creates 
redundancy to tolerate decision errors without the need to overlap search spaces. Relative 
to a redundant binary search algorithm [28], this improves the ADC critical timing path to 
relax metastability errors and T/H bandwidth requirements. The redundancy from the 
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proposed soft-decision selection algorithm offers tolerance to T/H settling errors, such that 
the ADC can start conversion even if the T/H output has not settled within 0.5 LSB errors. 
Fig. 3.4 shows that the soft-decision selection search algorithm introduces auxiliary 
decision information, represented by the dashed lines in between the first stage comparators 
(solid lines), to select the triggered second-stage comparators. These additional decisions 
are generated by SR latches comparing the rising edges of the decision outputs from 
adjacent comparators, which create interpolated levels in the time domain [29]. The 
second-stage comparator selection is partitioned with the SR latch output triggering 7 
second-stage comparators whose references are centered at 1/4VREF, 1/2VREF and 3/4VREF, 
and the voltage-domain comparator outputs triggering 9 second-stage comparators with 
references centered at the SR latch interpolated levels of 1/8VREF, 3/8VREF, 5/8VREF and 
7/8VREF. Assuming the same example where the T/H output is initially slightly lower than 
1/2VREF, the first-stage comparators select the bank of 9 comparators with references 
centered at 3/8VREF. Since the input is close to 1/2VREF, the decision from the middle 
comparator with threshold at 1/2VREF arrives later compared to the other two comparators. 
Thus, the SR latches select the bank of 7 comparators with references centered at 1/2VREF. 
With the additional information from the SR latches, the second-stage search space is 
shifted up to create a 4 LSB redundancy to account for any potential settling error. This 
results in no conversion error at the ADC output due to the second-stage search space 
covering the settled T/H output. In order to enable soft decision selection at full scale levels, 
two additional dummy comparators with thresholds at the full scale references are included. 
For inputs falling close to 0 and VREF, SR latches select a bank of 3 comparators with 
references at 1-3/64VREF and 61-63/64VREF, respectively. 
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The proposed soft-decision selection binary search algorithm also addresses 
metastability scenarios where the input is initially extremely close to a reference level. For 
the example shown in Fig. 3.4, the middle comparator with threshold at 1/2VREF in the first 
stage experiences an excessively long regeneration time due to the small input difference 
and can consume almost all the conversion cycle time. In the case of a conventional binary 
search algorithm, the relevant comparators in the second stage with threshold levels 
between 1/4VREF and 1/2VREF (grey lines) will not be triggered because their selection 
depends on the output of the slow decision from the first stage 1/2VREF comparator. 
Therefore, a 4 LSB conversion error results from metastability. Whereas for the proposed 
soft-decision selection search algorithm under the same metastability scenario, the 7 
relevant second-stage comparators with threshold levels that cover the metastable input 
(green lines) are triggered by the fast SR latch output instead of the slow 1/2VREF 
comparator output. Even though the other 9 second-stage comparators (grey lines) are not 
triggered, there is no conversion information lost. 
In order to quantify the performance improvement from the proposed soft-decision 
selection algorithm, simulations are performed to examine the impact of T/H buffer and 
comparator time constants on ADC SNDR. Assuming a 3.125GS/s two-stage 2b-4b ADC 
with a 160ps 50% hold phase period and 35ps logic delay in between the two stages, Fig. 
3.5(a) shows the effect of the T/H buffer time constant with a 15ps comparator time 
constant. The 4 LSB redundancy from the soft-decision selection search algorithm allows 
relaxing of the T/H buffer time constant by 2X relative to a conventional binary search 
algorithm when SNDR is kept close to the ideal 37.6dB. Assuming an allocation of 40ps 
for T/H settling, Fig. 3.5(b) shows that the soft-decision selection search algorithm allows 
an increase in the comparator time constant by more than 50%. 
3.1.2 Metastability Error
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(a) 
(b) 
Figure 3.5: (a) SNDR error vs. T/H buffer time constant and (b) SNDR vs. latch time 
constant for a conventional binary search algorithm and the proposed soft-decision 
selection algorithm. 
The hardware overhead of implementing the soft-decision selection search algorithm 
includes the two dummy comparators at the full scale reference levels and the four SR 
latches in between the first stage comparators. Assuming a uniform input distribution, on 
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average no extra comparators will be triggered at the second stage due to 16 comparators 
being activated when VIN falls within the [1/8VREF, 7/8VREF] range and 12 comparators 
otherwise. 
3.2 ADC Architecture 
This section presents the detailed implementation of time-interleaved ADC, including 
time-interleaved architecture, unit ADC structure, front-end T/H, clock generation and 
skew calibration and shared input stage double tail latch. 
3.2.1 Time-Interleaved Architecture 
In order to prove the concept of the search algorithm introduced in the previous section, 
an 8-channel 25GS/s 6b ADC is implemented with 3.125GS/s unit ADCs employing the 
soft-decision selection algorithm. Fig. 3.6 shows the time-interleaved binary search ADC 
timing and block diagrams. The ADC input consists of eight front-end T/Hs, one per unit 
ADC, clocked by eight phases of 3.125GHz 50% duty cycle clocks with 40ps spacing. 
Calibration DACs are included for both sampling clock skew correction for the eight front-
end T/H sampling phases and for the comparators’ offset correction/threshold generation 
in all eight unit ADCs. 
3.2.2 Unit ADC Structure 
Fig. 3.6 shows the unit ADC structure, where the 2b first stage consists of five 
comparators at reference levels 0, 1/4VREF, 1/2VREF, 3/4VREF and VREF and four SR latches 
inserted in between the comparators to generate interpolated levels in the time domain that 
controls the second-stage comparator selection. These second-stage comparators are 
segmented into nine comparator banks. Five banks of three (edge) or seven (middle) 
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comparators with thresholds centered at reference 1/32VREF, 1/4VREF, 1/2VREF, 3/4VREF, and 
31/32VREF are activated by the SR latch outputs, while four banks of nine comparators with 
thresholds centered at 1/8VREF, 3/8VREF, 5/8VREF, and 7/8VREF are triggered by the first-
stage voltage-domain comparator outputs. The second-stage selection logic is skewed 
intentionally to have a faster enable path delay than reset path delay to increase the 
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available conversion time. All the comparator thresholds are set with a 3b reference ladder 
providing coarse input references and offset calibration DACs setting the equivalent 
references to the full 6b resolution. Finally, a MUX-based encoder converts the 
thermometer output from the second stage comparators to the final 6b binary output. 
3.2.3 Front-End Track-and-Holds
The front-end T/H schematic is shown in Fig. 3.7. It consists of a bootstrapped switch 
clocked at 3.125 GHz followed by a source follower with an additional high-pass path for 
bandwidth extension. The front-end T/H architecture allows for a large input sampling 
bandwidth, as the sampling capacitor is just the input capacitance of the pseudo-differential 
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PMOS source-follower buffer stage. This buffer drives the loading capacitance of the core 
ADC and provides isolation from kick-back noise. Simulation results shows that with a 
300mV input common-mode voltage and a 500 mV input swing, a linearity better than 6 
bits is achieved up to a 12.5 GHz input bandwidth with a 3.125 GHz sampling clock. 
3.2.4 Clock Generation and Skew Calibration 
As shown in Fig. 3.8, eight equally-spaced sampling phases for the front-end T/H are 
generated from a 12.5 GHz differential input clock. A pseudo-differential self-biased input 
stage buffers the 12.5 GHz differential clock to drive a CML latch-based divide-by-4 stage 
which creates eight 3.125 GHz clock phases spaced at 40 ps. Delay lines with digitally-
controlled MOS capacitor banks are employed in the 8-phase distribution network to 
calibrate the phase mismatches between the eight critical sampling phases. Measurement 
results verify that the clock skew calibration has a resolution of about 150 fs and allows for 
a maximum tuning range of 20 ps per phase.  
3.2.5 Shared-Input Double-Tail Latch 
In order to reduce T/H loading, Fig. 3.9(a) shows the schematic of a novel shared-input 
double-tail dynamic three latch structure utilized in the second stage of the unit ADCs. 
Each input stage is followed by three regenerative latches calibrated with 1LSB difference 
in threshold levels. Since the input transistors are often sized for a specific input offset 
variation level, the proposed structure reduces both the comparators’ contribution of the 
T/H loading and kick-back noise by approximately 3X and the increased load at the first-
stage output node does not significantly impact comparator performance. A 2b shared 
capacitive DAC at the first-stage output and an independent 6b resistive DAC at each 
regeneration stage allow setting of the comparators’ threshold with a 2mV resolution and 
±50mV tuning range relative to the course input reference ladder signal. Fig. 3.9(b) shows 
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Figure 3.9: Shared-input double-tail three latch structure (a) schematic and (b) Monte 
Carlo offset simulation results. 
 
the Monte Carlo offset simulation of the proposed latch with a 3σ value around 30mV, 
which is covered by the comparator offset tuning range. 
 
-30 -20 -10 0 10 20 30
0
10
20
30
40
50
60
Comparator Threshold (mV)
y
 
 
N = 200 Iterations
 = 9.36 mV
 45 
 
 
 
 
Figure 3.10: Prototype ADC chip micrograph and core ADC floorplan. 
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Figure 3.11: Block diagram of foreground offset/reference calibration, clock skew 
calibration, and metastability measurement setup. 
 
3.3 Measurement Results 
Fig. 3.10 shows the GP 65nm CMOS chip micrograph and layout floorplan, which 
occupies a total active area of 0.24mm2. The core time-interleaved ADC, consisting of 
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eight unit-ADCs, occupies 0.21mm2, while the front-end T/H and clock generation blocks 
occupy 0.02mm2 and 0.01mm2, respectively. Placing the eight front-end T/Hs close 
together near the differential input pads minimizes the input capacitance and routing from 
the 8-phase clock generator. The differential 12.5GHz clock input signal is distributed to 
the divider-based phase generator via an on-die differential transmission line. Local 
decoupling capacitors are placed with the reference ladders in each unit ADC to reduce the 
impact of kickback noise on the reference voltages.  
Comparator offset/reference calibration and phase skew calibration are both done in 
the foreground as shown in Fig. 3.11. During the comparator offset/reference calibration, 
ideal DC reference levels are generated from off-chip and the corresponding comparator 
output is selected by MUXs and monitored via Labview from the sampling scope. A 
comparator’s output is averaged and the calibration DAC code is adjusted automatically 
until this average reaches 0.5, which implies that the comparator is metastable and 
generating 50% 0’s and 1’s. The foreground skew calibration procedure is done in two 
steps. First, course phase tuning is performed by manually monitoring the muxed 8-phase 
clock output on the scope. Then a sinewave-input FFT-based foreground method [30] is 
employed for fine phase tuning. 
Fig. 3.12 shows that after calibrating the comparator references among the eight unit 
ADCs and the phase errors of the eight sampling clocks, the 25GS/s ADC achieves 32.5dB  
low frequency maximum SNDR and 29.6dB SNDR at the 12.5GHz Nyquist, which 
translates to 5.10 bits and 4.62 bits ENOB, respectively. The ENOB at Nyquist is primarily 
limited by the 350fs jitter from the frequency synthesizer used as the input clock source. 
Fig. 3.14 shows the ADC output spectrum with 12.21GHz -1dBFS input before and after 
reference and skew calibration, which provides 10.1dB SNDR improvement.  
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Figure 3.12: ADC SNDR and SFDR vs. input frequency at fs = 25GHz. 
 
fs@15GS/s
fs@20GS/s
 
 
Figure 3.13: ADC SNDR and SFDR with sampling frequency of fs = 15GS/s and 25GS/s 
and supply voltage of 0.9V, 1V and 1.1V. 
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Figure 3.14: 25GS/s ADC normalized output spectrum for fin = 12.21GHz: (a) before and 
(b) after offset and skew calibration. 
 
A sinewave histogram technique [31] is utilized for ADC static characterization. Fig. 
3.15 shows that the maximum DNL and INL after reference and phase calibration are 
+0.39/-0.37 and +0.30/-0.38 LSB, respectively.  
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Figure 3.15: ADC DNL/INL plots. 
 
 
 
 
Figure 3.16: ADC metastability error rate (MER) measurement. 
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Fig. 3.12 also shows the metastability measurement setup where an FMC XM105 
debug card is connected to a Xilinx ML623 Virtex-6 FPGA used for data acquisition. A  
100kHz sinusoidal input is applied to the ADC, such that consecutive samples have a 
difference less than 1LSB. The ADC metastability error rate (MER) characterization 
results are shown in Fig. 3.16. As the measured MER follows the erfc-1 curve instead of 
the natural log curve, this implies that noise, rather than metastability errors, is limiting the  
MER results. This proves the effectiveness of the metastability tolerance with the soft-
decision selection algorithm. 
 
Table 3.1: ADC performance summary 
Specification [6] [7] [8] [20] This Work 
Technology 65nm 32nm SOI 
28nm 
FDSOI 
32nm SOI 65nm 
Power Supply 1.5V 0.9V 1.05V/1.6V 1V/0.9V 1V 
ADC 
Structure 
TI-Flash TI-Flash TI-SAR TI-SAR TI-BS 
Sampling 
Rate 
16 GS/s 20 GS/s 46 GS/s 36GS/s 25 GS/s 
Resolution 6 bits 6 bits 6 bits 6 bits 6 bits 
ENOB @ 
Nyquist 
4.36 bits 4.84 bits 3.89 bits 4.96  bits 4.62 bits 
Area 1.47 mm2 0.25 mm2 0.14 mm2 0.048 mm2 0.24 mm2 
Power 435 mW 69.5 mW 381 mW 110 mW 88 mW 
MER 
(Error>4LSB) 
N.A. N.A. <10-10 N.A. <10-10 
FOM 
(P/2ENOB.fs) 
1.3 pJ/c.-s. 124 fJ/c.-s. 560 fJ/c.-s. 98 fJ/c.-s. 143 fJ/c.-s. 
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Figure 3.17: ADC performance summary with Walden FoM. 
 
Table 3.1 summarizes the ADC performance and compares this work against recent 6b 
ADCs with sample rates ranging from 16 to 46GS/s. The ADC consumes 88mW power 
from a 1V supply, of which 63.9% is dissipated by the core ADC, 14.8% by the clock phase 
generation and 21.3% by the T/H, achieving a 143 fJ/conv.-step FOM. Relative to the flash 
converters, the proposed design achieves significant FOM improvement over the 16GS/s 
65nm design [23] and 25% faster conversion speed and comparable performance to the 
20GS/s 32nm SOI design [16]. Similar metastability tolerance is achieved at a lower FOM 
relative to the 28nm FDSOI SAR design which employs back-end hardware for 
metastability correction [21]. While the advanced 32nm SAR architecture of [16] achieves 
a better FOM, Fig. 3.17 shows that the performance of the presented 65nm prototype ADC 
falls near the 32nm design trend and achieves around 10X efficiency improvement 
compared with the 65nm design trend. 
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3.4 Conclusion 
This Chapter has presented an 8-channel 25GS/s 6 bit time-interleaving ADC with the 
unit ADCs employing a 2b-4b two-stage binary search structure to achieve an increased 
sampling rate. A soft-decision selection search algorithm is implemented with very low 
overhead to relax T/H bandwidth requirements and improve ADC metastability 
performance. T/H loading and kick-back noise is reduced with a shared-input double-tail 
three latch structure. Measurements verify that the soft-decision selection search algorithm 
delivers robust ADC performance with a relaxed T/H and comparator design. Overall, the 
presented design achieves good power efficiency, making it a suitable architecture for a 
50Gb/s PAM4 wireline receiver. 
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4. 52GB/S PAM-4 ADC-BASED RECEIVER WITH A 6-BIT 26GS/S TIME-
INTERLEAVED SAR ADC 
 
This section introduces an ADC-based PAM-4 receiver employing a 32-way time-
interleaved, 2-bit/stage 6-bit SAR ADC. Reference levels for each of the three 2-bit stages 
scale according to the stage, which enables the utilization of a single reference DAC reduce 
the area overhead as well as the loading on the buffer in the track and hold stage. Input 
stages of the 3 comparators making up each 2-bit stage are shared to reduce the parasitic 
capacitance loading on the reference DAC. A 3-tap FFE embedded in the ADC using a 
non-binary FFE DAC along with a programmable CTLE provide partial analog 
equalization prior to the quantization operation in the ADC. The partial analog equalization 
allows the placement of a Mueller-Muller phase detector directly at the ADC output to 
avoid excessive loop delay. The DSP employs a 12-tap FFE and a 2-tap partially-unrolled 
DFE with low complexity.  
4.1 Receiver Architecture 
Fig. 4.1 shows the full ADC-based receiver architecture. The 4-stage CTLE-VGA 
front-end consists of 2 stages of CTLE, a gain stage and a source follower. Programmable 
capacitor banks in the CTLE provides 5-15 dB of gain peaking. The resistor in the second 
stage CTLE allows for variable DC gain and is used to ensure the CTLE/VGA front end 
output swing spans the FSR of the ADC. By reducing the strength of the ISI components 
and boosting the main cursor, the CTLE increases the ratio of the main cursor to the 
quantization noise without the need for a higher resolution ADC. The output of the CTLE 
drives an 8-way parallel T/H circuit.  
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Figure 4.1: Block diagram of an ADC-based PAM-4 receiver with CTLE/VGA, a 6-bit 
TI-SAR ADC, DSP and CDR. 
 
4.2 6-Bit 26GS/s Time-Interleaved SAR ADC with 3-Tap Embedded FFE 
While TI-SAR are popular ADC architectures in ADC-based RX applications for its 
excellent power efficiency [6, 17, 33], further power savings are desirable in order not to 
degrade the overall RX efficiency. This section details the design of a 32-way 6 bit 26 GS/s 
asynchronous low-overhead 2bit/stage TI-SAR ADC with a 3-tap embedded FFE 
implemented with non-binary capacitive DAC for improved FFE coefficient coverage.  
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Figure 4.2: Block diagram of 32-way 6 bit 26GS/s 2b/stage TI-SAR ADC with embedded 
3-tap FFE. 
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Figure 4.3: Block and timing diagram of phase generator and 8-way front-end T/H. 
 
4.2.1 ADC Architecture 
Fig. 4.2 and Fig. 4.3 show the block diagram and timing diagram of the 32-way 6 bit 
26 GS/s converter with 3-tap embedded FFE. The front-end T/H consists of 8 sub channels 
working at fs/8 = 3.25 GS/s, and each sub T/H drives 4 unit asynchronous 2b/stage SARs 
operating at fs/32 = 812.5 MS/s. The 8 parallel T/Hs are clocked with eight 3.25 GHz 
critical sampling phases with a 50% duty cycle and 38.5 ps spacing. These critical sampling 
phases are generated from a differential 13 GHz clock divided by a CML-latch-based 
divide-by-4 block as shown in Fig. 4.3. The 8 phases spaced at 38.5 ps are then passed 
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Figure 4.4: T/H circuit showing the gain boosted source follower and the bootstrap switch. 
 
through a bank through 64 current mode phase interpolators controlled by the CDR filter. 
The outputs of the phase interpolators are skew calibrated by a digitally controlled 
capacitor banks, with a range of 25 ps and phase tuning resolution of 90 fs. The offset and 
gain error of the TI-ADC are calibrated with the comparator offset/reference calibration as 
well as gain control in T/H buffers. Dedicated embedded FFE DACs are employed to 
sample pre and post cursors from adjacent T/H channels and carry out weighted sum 
operation. The 32-channel 6 bit ADC outputs are retimed to a single 812.5 MHz clock 
domain at the ADC-DSP interface. A decimator down samples the TI-ADC output by a 
decimation factor of 33 for ADC characterization.  
4.2.2 Gain-Boosted T/H with FVF 
The front-end T/H schematic is shown in Fig. 4.4. The T/H circuit consists of a 
bootstrapped switch followed by a gain boosted FVF source follower. In the absence of 
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gain boosting path (red), the T/H buffer has a DC gain of -2.1 dB while with the gain 
boosting, the buffer achieves a DC gain of 0 dB. With gain-boosted follower design, the 
linearity of entire front-end (including CTLE and T/H) is improved from -35dB to -39dB 
at Nyquist frequency with 700mVppd input swing. 
4.2.3 Unit 2b/Stage Comparator-Assisted SAR ADC 
Fig. 4.5 shows the block diagram of the unit 2b/stage asynchronous SAR ADC. The 
2b/stage comparator-assisted structure employs three 2b flash quantizers, one at each 
conversion stage, with their references scaling from 1/4 VREF, 1/16 VREF to 1/64 VREF. With 
the assistance of reference scaling from the comparators, only one reference DAC is needed 
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whereas at least two reference DACs are necessary in other 2b/stage SAR ADC designs 
[22, 34]. The main cursor input is sampled on the top plate of the reference DAC of each 
unit ADC, whereas bottom plate sampling is necessary for the pre and post cursor inputs 
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to be sampled on the FFE DAC at the same time. Top plate sampling of the main cursor 
prevents any signal attenuation caused by the comparator input capacitance and routing 
parasitics to maintain a good SNR at comparator input node.  
The unit SAR ADC operates with 812.5 MHz clock generated by a local divde-by-4 
circuit with a 25% duty cycle, which results in a 307.7 ns track phase for input main and 
pre/post cursor sampling and 923.1 ns hold phase for unit ADC conversion. The 
asynchronous SAR operation employs a loop-unrolled scheme [35], which relaxes the latch 
reset requirement as well as the SAR logic delay by simplifying the SAR logic from the 
latch output to the DAC switches. As shown in Fig. 4.6, RDY signals are generated from 
the outputs of the 1st and 2nd stage comparators as the trigger signals for the following stage 
comparators and can be delay-tuned to accommodate for sufficient DAC settling (tDAC,1 
and tDAC,2) at each stage. A 3-bit thermometer code decision is made by the reference scaled 
comparators at each stage and fed back to a segmented 2-bit thermometer DAC directly 
without any decoder to avoid additional logic delay in the critical feedback path. All the 
comparators are reset during the ADC track phase and their outputs retimed at the same 
time.  
A merged capacitor switching (MCS) scheme [36] and custom 4b DAC layout with a 
Cu = 1fF unit finger capacitor are employed in the DAC of each 6 bit unit SAR ADC, which 
allows for good DAC switching efficiency while maintaining adequate matching for 6 bit 
resolution [6]. 
4.2.4 Embedded 3-Tap FFE With Non-Binary DAC 
Embedded FFE provides pre-equalization before quantization without amplifying the 
ADC quantization noise and reduces the ADC dynamic range requirement. As shown in 
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(a) 
 
(b) 
Figure 4.7: Coverage maps of embedded FFE coefficient (a) with a binary weighted FFE 
DAC (b) with a non-binary weighted FFE DAC. 
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Fig. 4.5, the embedded 3-tap FFE is implemented with a dedicated FFE DAC sampling the 
pre and post samples from front-end sub T/Hs on the bottom plate during the track phase 
with programmable weight (B0,-1 to B5,-1 for precursor and B0,1 to B5,1 for postcursor) to 
realize different FFE coefficients combinations [6]. The subtraction operation is realized 
by connecting the FFE DAC and main reference DAC to a 4-input comparator with 
opposite polarity. The use of dedicated FFE DACs does not introduce significant area or 
power overhead compared against the conventional implementation because the main input 
sampling and reference switching share one reference DAC in this design. Moreover, a 
standalone FFE DAC allows for a non-binary DAC implementation, which prevents the 
limitation on the pre and post tap coefficient coverage for a binary weighted FFE DAC [6].  
Fig. 4.6 shows the FFE tap coefficient map of a customized 10-8-6-4-2-1 weight FFE 
DAC compared with that of a binary weighted FFE DAC. The improved coefficient 
coverage with a non-binary FFE DAC enables better optimization of the embedded FFE 
coefficient for different channels, pre- and post-equalization configurations. Note that due 
to the bottom plate sampling scheme employed in FFE DACs, there is a gain mismatch 
between the FFE DAC path and the main cursor input path which is top plate sampled. The 
loading capacitance CL from comparators and routing parasitic CP result in a charge 
redistribution on the FFE DAC CDAC, and the pre and post tap coefficient can be expressed 
as: 
𝛽−1 =  −
𝐶𝐷𝐴𝐶
𝐶𝐷𝐴𝐶 + 𝐶𝐿+ 𝐶𝑃
10𝐵5,−1 + 8𝐵4,−1 + 6𝐵3,−1 + 4𝐵2,−1 + 2𝐵1,−1 + 1𝐵0,−1
32
, 
𝛽1 =  −
𝐶𝐷𝐴𝐶
𝐶𝐷𝐴𝐶+𝐶𝐿+ 𝐶𝑃
10𝐵5,1+8𝐵4,1+6𝐵3,1+4𝐵2,1+2𝐵1,1+1𝐵0,1
32
.                 (4.1) 
where B0,-1 to B5,-1 and B0,1 to B5,1 are binary control bits for precursor and postcursor tap 
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Figure 4.8: Schematic of a 2b reference scaling double-tail latch with shared input stage. 
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weight control respectively. Routing capacitance are carefully minimized in the layout, and 
CDAC/(CDAC+CL+CP) gives a gain attenuation of 0.48 from both post-layout simulation and 
measurement with CDAC = 32fF. This implies a maximum achievable sum of pre and post 
tap coefficient of -0.48, which is sufficient for all the channels (30dB loss) under 
investigation. 
4.2.5 Reference Scaling Double-Tail Latch with Shared Input Stage 
Conventional loop-unrolled SAR ADC structure requires 9 comparators for a 2b/stage 
scheme, which leads to large capacitive loading CL and kickback to the main reference and 
FFE DAC. To reduce the kickback and impact of FFE gain attenuation from comparator 
input loading CL, a reference scaling 2b flash quantizer is employed in the unit ADC. The 
2b flash quantizer shown in Fig. 4.8 employs a shared input double tail latch structure [37], 
where the input dynamic preamp stage is shared among 3 regeneration stage, which reduces 
the kickback and loading to the DACs by 3x. The NMOS pseudodifferential pair at the 
regeneration stage of latch 1 and 3 are symmetrically skewed intentionally in size to 
generate the required nominal reference levels for different stages with a given input FSR 
(±1/2 VREF), i.e. ±1/4 VREF, ±1/16 VREF and ±1/64 VREF for the 1
st, 2nd and final stage 
respectively, while the same NMOS pair in latch 2 is balanced to generate a nominal zero-
level threshold. All the NMOS pseudodifferential pairs in 3 latches are source degenerated 
by a thermometer resistive DAC to provide offset calibration for the three latches. The 5b 
calibration DAC provides a ±30mV range and 1.9mV resolution, which is less than 1/4 
LSB.  
4.3 Measurement Results 
Fig. 4.9 shows the chip micrograph of the PAM-4 ADC based prototype fabricated in 
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Figure 4.9: Chip micrograph of 52Gb/s ADC-based receive in 65nm CMOS. 
 
GP 65nm process. The total chip area is 2.61mm2 with the core ADC and the DSP 
occupying 0.41mm2 and 1.17mm2 respectively. A set of two high speed output buffers with 
a multiplexer at the input that can select either the ADC output or the DSP output to help 
characterize the ADC and the DSP separately.  
The receiver prototype is characterized at two different data rates, 32Gb/s and 52Gb/s 
respectively. 
4.3.1 ADC Characterization 
Before ADC characterization, termination resistor tuning and CTLE-VGA analog 
front-end offset calibration is performed. Each of the 284 comparator offsets in the TI-
ADC are calibrated by applying reference DC inputs that equal to the desired thresholds 
for each comparator at different unit ADC stages and tuning the threshold of the 
comparator until an equal distribution of ones and zeroes are obtained at the comparator 
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(a) 
 
(b) 
Figure 4.10: SNDR/SFDR vs input frequency with (a) fs=13GS/s and (b) fs=26GS/s. 
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(a) 
 
(b) 
Figure 4.11: INL/DNL plot. 
 
output. Skew between the different sampling phases is calibrated using a foreground 
technique where a sinusoid at ADC Nyquist frequency is applied and the spurs in the ADC 
output spectrum are minimized by digitally tuning a bank of variable delay lines. Gain 
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(a) 
 
(b) 
Fig. 4.12: 32Gb/s receiver results (a) BER timing bathtub curves (b) Recovered clock jitter 
histogram. 
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Fig. 4.13: 52Gb/s receiver characterization: BER timing bathtub curves for 25dB and 31dB loss 
channels. 
 
calibration is performed by tuning the bias current of the T/H source follower buffer. Fig. 
4.10 shows the SNDR and SFDR as a function of the input frequency for a sampling rate 
of 16GS/s and 26GS/s respectively.  
At a sample rate of 16GS/s, the achieved ENOB is 4.74 and 4.29 bits at low-frequency 
and the 8 GHz Nyquist frequency, respectively. At 32GS/s, a low frequency SNDR of 
30.29 dB giving an ENOB of 4.74 bits and a high frequency SNDR of 26.4 giving an 
ENOB of 4.05 bits is achieved. The high frequency SNDR is limited by residual timing 
skew and clock jitter. Fig. 4.11 shows that the maximum DNL and INL values for the ADC 
are -0.22LSB and -0.53LSB. 
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4.3.2 Receiver Characterization 
32 Gb/s PAM-4 data without any transmit equalization and a swing of 800mVppd is 
utilized for the BER measurement results shown in Fig. 4.12(a). The timing bathtub curves 
are obtained by stepping the phase interpolator codes with the CDR in open-loop. A BER 
less than 10-11 is achieved for a 27dB loss channel and a BER of less than 10-9 is achieved 
for a 30dB loss channel. Results with the CDR activated are also shown for the 27dB loss 
channel, verifying that the CDR locks near the optimal BER point. Fig. 4.12(b) shows a 
recovered clock jitter of 939fsrms for the recovered clock in this testing condition.  
52 Gb/s PAM-4 data without any transmit equalization and a swing of 700mVppd is 
utilized for the BER measurement results in Fig. 4.13(a). The timing bathtub curves are 
obtained with the same steps for 32Gb/s characterization. A BER of less than 10-8 is 
achieved for a 25dB loss channel while a BER less than 10-5 is achieved for a 31dB loss 
channel. Results with the CDR activated are also shown for the 25dB loss channel, 
verifying that the CDR locks near the optimal BER point.  
Table 4.1 shows the receiver performance summary, where the 65nm ADC-based 
receiver prototype is compared against other state-of-the-art PAM-4 ADC-based receivers. 
The 65nm design operates at a comparable data rate over the same 31dB loss channel 
compared with the 16nm FinFET design while achieving a 30% improvement on analog 
front-end power efficiency without use of any transmitter equalization and a 3dB lower 
transmitter swing. 
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4.4 Conclusion 
A 52 Gb/s PAM-4 ADC based receiver prototype making use of a comparator-assisted 
26 GS/s 2b/stage TI-SAR ADC and a DSP equalizer with a 12-tap FFE and a 2-tap DFE is 
presented. Lab measurements show that without any transmitter equalization and a TX 
swing of 700mVppd, the ADC-based receiver achieves a BER less than 10-9 over a 30dB 
loss channel at 32Gb/s and 10-5 over a 31dB loss channel at 52Gb/s, with a receiver power  
 
Table 4.1: Receiver performance summary 
Specification  [38] [5] [33] This Work 
Technology 
65 nm 
CMOS 
28 nm 
CMOS 
16nm 
FinFET 
65nm 
CMOS 
Power Supply N/A N/A 
09, 1.2 and 
1.8V 
1.1 and 0.9V 
Data Rate 28 Gb/s 32 Gb/s 56 Gb/s 52 Gb/s 
Modulation Format PAM-4 PAM-4 PAM-4 PAM-4 
ADC Sample Rate 14 GS/s 16 GS/s 28 GS/s 26 GS/s 
ADC Structure TI-Flash TI-SAR TI-SAR TI-SAR 
Pre-Equalization 
Passive 
CTLE 
CTLE CTLE 
CTLE + 3-
tap FFE 
Post-Equalization 
3 to 8-tap 
FFE 
N/A 
24-tap FFE + 
1-tap DFE 
12-tap FFE 
+ 2-tap DFE 
Resolution (bit) 2 to 5.5 bits 8 bits 8 bits 6 bits 
ENOB @ Nyquist 4.1 bits 5.85 bits 4.9 bits 4.05 bits 
Area 0.89 mm2 0.89 mm2 N/A 2.62 mm2 
Max. Compensated 
Channel Loss 
30 dB @ 
7GHz 
32 dB @ 
8GHz 
31 dB @ 
14GHz 
31 dB @ 
13GHz 
Analog Front-End + 
ADC Power 
130 mW 320 mW 370 mW 236 mW 
DSP Power N/A N/A N.A. 183 mW 
Power Efficiency 
(pJ/bit) 10 N/A 10 N/A 6.61 N/A 4.53 3.52 
AFE+ADC DSP 
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efficiency of 8.25pJ/bit and 8.06pJ/bit respectively. The analog front-end including the 
CTLE, clocking and ADC achieves a power efficiency of 5.19pJ/bit at 32Gb/s and 
4.53pJ/bit at 52Gb/s respectively. 
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5. CONCLUSION AND FUTURE WORK*
5.1 Conclusion 
Serial links which utilize an ADC receiver front-end offer a potential solution, as they 
enable more powerful and flexible DSP for equalization and symbol detection and can 
easily support advanced modulation schemes. Moreover, the DSP back-end provides 
robustness to PVT variations, benefits from improved area and power with CMOS 
technology scaling and offers easy design transfer between different technology nodes and 
thus improved time-to-market.  
However, ADC-based receivers generally consume higher power relative to their 
mixed-signal counterparts because of the significant power consumed by conventional 
multi-GS/s ADC implementations. This dissertation presents two power-efficient >25GS/s 
ADC designs suitable for PAM-4 ADC-based receivers with data rate beyond 50Gb/s. 
In the first prototype, an 8-channel 25GS/s 6-bit time-interleaving ADC with the unit 
ADCs employing a 2b-4b two-stage binary search structure is presented to achieve an 
increased sampling rate. A soft-decision selection search algorithm is implemented with 
very low overhead to relax T/H bandwidth requirements and improve ADC metastability 
performance. T/H loading and kick-back noise is reduced with a shared-input double-tail 
three latch structure. Measurements verify that the soft-decision selection search algorithm 
delivers robust ADC performance with a relaxed T/H and comparator design. Overall, the 
presented design achieves good power efficiency, making it a suitable architecture for a 
    * Part of this chapter is reprinted with permission from “Reference switching pre-emphasis-
based successive approximation register ADC with enhanced DAC settling,” by S. Cai, Y. Zhu, S. 
Kiran, S. Hoyos, and S. Palermo, IET Electronics Letters, vol. 53, no. 20, pp. 1352-1354, 
Copyright 2017 by IET 
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50Gb/s PAM4 wireline receiver. 
In the second prototype, a 52 Gb/s PAM-4 ADC based receiver prototype making use 
of a comparator-assisted 26 GS/s 2b/stage TI-SAR ADC and a DSP equalizer with a 12-
tap FFE and a 2-tap low overhead DFE is presented. Lab measurements show that without 
any transmitter equalization and a TX swing of 700mVppd, the ADC-based receiver 
achieves a BER less than 10-9 over a 30dB loss channel at 32Gb/s and 10-5 over a 31dB 
loss channel at 52Gb/s, with receiver power efficiency of 8.25pJ/bit and 8.06pJ/bit 
respectively. The analog front-end including the CTLE, clocking and ADC achieves an 
power efficiency of 5.19pJ/bit at 32Gb/s and 4.53pJ/bit at 52Gb/s respectively.  
5.2 Future Work 
Conventional N-bit asynchronous SAR ADCs consist of a comparator, asynchronous 
SAR logic and a capacitive DAC, as shown in Fig. 5.1. The maximum conversion speed 
of an N-bit SAR ADC is limited by the comparator regeneration time, asynchronous SAR 
logic delay, and the DAC settling time as expressed below: 
  
N -1 N
conv DAC,i logic comp,ii=1 i=1
t = t +t t
                        (5.1) 
 
where tconv is the total SAR conversion time during the ADC hold phase, tDAC,i and tcomp,i 
are the capacitive DAC settling time and the comparator regeneration time at the i-th 
conversion stage, and tlogic is the asynchronous SAR logic delay. 
The timing diagram of the 1st stage SAR operation is shown in Fig. 5.2, where the 1st 
stage experiences the delay of tcomp,1, tlogic, and tDAC,1 until the 2
nd stage is triggered. A large 
portion of this delay is from the DAC settling and is dependent on both the reference search 
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Figure 5.1: Conventional N-bit single-ended asynchronous SAR ADC (a) block diagram 
and (b) critical timing path. 
 
step and the ADC resolution. The DAC settling requirement at the i-th conversion stage is 
given as: 
   
DAC,i
DAC,i
t
-
τ
e,i REF REFi+1 N+1
DAC,i DAC,i
1 1
V = V e < V
2 2
t > τ N - i ln 2
                                            (5.2) 
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where Ve,i and τDAC,i is the DAC error voltage and the RC time constant of the DAC 
reference switching at the i-th stage, VREF is the ADC full scale range, and N is the ADC 
resolution. 
Eq. 5.2 shows that the worst case DAC settling delay happens at the 1st stage, assuming 
the time constant τDAC at each stage is the same. The DAC settling time window at each 
stage should be set for this worst case settling delay, which increases with ADC resolution. 
An alternative SAR ADC design [40] scales the switches to match the settling delay from 
MSB to LSB path and assign the same delay margin for all N conversion stages.  
SAR algorithms with redundancy are popular for ADCs with resolution beyond 10 bits 
[41]. An N-bit redundant SAR ADC requires M conversion steps (M>N) with overlapping 
search spaces, providing for tolerance to DAC settling errors during the SAR operation and 
error correction in the digital backend. However, the relaxation of the DAC settling delay 
at the cost of increasing the conversion steps can be detrimental for low-medium resolution 
SAR ADC designs. Moreover, redundant SAR ADCs either require a sub-radix-2 DAC 
with a backend decoder or a unitary DAC with ROM to generate the non-binary code, 
which results in large loop delay and hardware/power overhead.  
Pre-emphasis signaling techniques are commonly employed in wireline transmitters to 
increase data rates over low bandwidth communication channels. The DAC reference 
switching operation in SAR ADCs can be modelled as a low pass RC network, similar to 
a bandwidth limited channel, and pre-emphasis can be applied to DAC reference switching 
to equalize the switch-cap channel and decrease the RC time constant.  
A single-ended 5-bit capacitive DAC with top plate sampling and a VCM-based 
switching scheme [42] is shown in Fig. 5.2. The three-state switches connect to GND when 
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Figure 5.2: RSP technique with a 5-bit single-ended capacitive DAC. 
 
the control bit Bi=0, 0.5VREF when Bi=-1 and -0.5VREF when Bi=1. Assuming ideal 
switches, the MSB cap switching scenario is presented in Fig. 5.2 with B1 switching from 
GND to -0.5VREF and VDAC settling to Vin-0.25VREF. Only B1 is switched in the 
conventional DAC switching scheme, whereas the RSP switching scheme pulses the MSB-
1 cap switch B2 during MSB switching to generate an FIR filter response at the DAC output 
(VDAC) with a post cursor tap coefficient α of -0.5 (-0.125VREF). Note that the post cursor 
tap coefficient can be easily reconfigured to -1/2k by pulsing the MSB-k switch. Another 
design parameter in the proposed RSP technique is the pulse width τ which should be co-
optimized with α to ensure a flat DAC settling response: 
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Figure 5.3: Time-domain settling of VCM-based MSB DAC settling for conventional and 
RSP schemes. 
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- -
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1- e - α 1 - e = 1
α - 1
t = τ = τ ln  if  τ = τ τ
α
                  (5.3) 
 
where τDAC,1 and τDAC,2 are the time constants for the MSB path and RSP paths. These two 
time constants need to be matched to achieve optimal RSP settling and the optimized DAC 
settling delay (tDAC) is no longer a function of the ADC resolution N. 
Fig. 5.3 shows the simulated VCM-based MSB path DAC settling with RSP scheme 
where α=-0.25 (k=2) and τ=1.6τDAC from Eq. 5.3. The time constants of the MSB and RSP 
(MSB-2) paths are matched to 20ps and the in-line resistance from the reference buffer is 
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Figure 5.4: Block diagram of the RSP technique for a 6-bit SAR ADC. 
  
assumed to be negligible [18]. For the ideal RSP cases (dashed curve), the DAC output 
settles to the final value (0.25VREF) with a 9b resolution and a delay of 1.6τDAC (~32ps) 
after the DAC is switched, which results in a 71% (110ps to 32ps) improvement in DAC 
settling delay. In the presence of process variation, the switching time constant mismatch 
leads to an overdamped or underdamped settling response, which degrades the time savings 
from the RSP method. Monte-Carlo simulations show the 3σ worst case variation of the 
settling curve (solid curves). Note that the settling time constant mismatch can be calibrated 
by tuning the pre-emphasis pulse width τ to improve this settling time.  
The block diagram of the RSP technique for a single-ended 6-bit SAR ADC with VCM-
based switching scheme is shown in Fig. 5.4. This implementation only requires extra OR 
gates and edge detectors, which consist of AND gates and tunable delay lines, and can be 
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Figure 5.5: Normalized FoM and fs versus number of bits. 
 
readily applied to any monotonic DAC switching scheme. Moreover, the RSP logic can be 
implemented in switch domain to minimize the delay overhead from the RSP logic. Notice 
that the RSP scheme does not have to be applied to all stages. Since the settling delay is 
relaxed down the SAR conversion stages, assuming a matched time constant for all stages, 
the RSP scheme can be employed until the point where the DAC settling delay with 
conventional switching scheme is less than the worst case RSP settling delay.  
A conventional SAR, redundant SAR and RSP-based SAR are modelled with a few 
assumptions to benchmark the performance improvement with the proposed RSP scheme: 
1. Time constants of DAC settling and comparator regeneration are assumed to be 
same. 
2. Total comparator regeneration time is calculated based on worst case asynchronous 
operation [2]. 
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3. The worst case MSB settling delay is used for settling in all stages. 
4. SAR logic delay is assumed to be 4τ and the same for all stages. 
5. The radix of the redundant SAR is assumed to be 1.85 for all resolutions. 
6. The SAR ADC power is assumed to be proportional to the conversion stage number. 
Fig. 5.5 shows the normalized FoM and fs of the three SAR structures versus the ADC 
resolution. The proposed RSP-based SAR ADC achieves up to 25% better power efficiency 
with faster speed than the other two structures from 4 to 7 bits without calibration and 8 to 
9 bits after calibration for RSP settling mismatch. 
In conclusion, an RSP technique is proposed to enhance DAC settling speed and break 
the dependence of DAC settling delay on ADC resolution. The RSP-based SAR ADC can 
be implemented with very low overhead, operate at faster speed, and achieve better power 
efficiency relative to conventional and redundant SAR ADCs, making it an ideal structure 
for unit ADC implementation in a TI-ADC. 
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